Academics
follow us
  • Linkedin
  • Twitter
  • Facebook
  • Youtube
  • Instagram
Feedback

Applications are invited for Junior Research Fellow to work for a project titled "LLM-Driven RTL Design Tool for AMD FPGAs: A Targeted Approach" under the supervision of Prof. Paresh Saxena, Associate Professor, Department of Computer Science & Information Systems.

Click here for more details.

more opportunities