



Dated: 22/12/2025

Applications are invited for the post of **Junior Research Fellow (JRF)**

**Project Title** : LLM-Driven RTL Design Tool for AMD FPGAs: A Targeted Approach

**Funding Agency** : AMD

**Project Location** : BITS Pilani, Hyderabad Campus

**Duration** : 2 Years (24 Months)

**Position:** Junior Research Fellow (JRF)

**Fellowship:** Rs. 37,000

**Essential Qualification:** B.E/B.Tech in CSE/ECE (only BE students without ME can also apply)

**Desired Qualification:** M.E/M.Tech in CSE/ECE or related specializations.

**Desired Expertise:** Strong understanding of basic Machine Learning, Deep Learning or Reinforcement Learning, Strong understanding of Large Language Models Learning Algorithms, Proficiency in C, C++ or Python, Knowledge of Computer Systems/Computer Architecture.

Interested candidates should apply by filling out the form <https://forms.gle/a1kaLc1s4eynE7DR9> and submit on or before **07.01.2026 (Wednesday)**.

\*\*Selected candidates may be permitted to register for Ph.D programme of BITS Pilani, subjected to the fulfillment of the requirements.

PI Details	<p><b>Paresh Saxena</b> Associate Professor, Department of Computer Science &amp; Information Systems <b>Phone:</b> 040-66303591 <b>Email:</b> <a href="mailto:psaxena@hyderabad.bits-pilani.ac.in">psaxena@hyderabad.bits-pilani.ac.in</a> <b>Website link:</b> <a href="https://www.bits-pilani.ac.in/hyderabad/dr-paresh-saxena/">https://www.bits-pilani.ac.in/hyderabad/dr-paresh-saxena/</a></p>
------------	--



**BITS Pilani**, Hyderabad Campus  
Jawahar Nagar, Kapra Mandal  
Medchal District  
Hyderabad 500078  
Telangana, India  
<https://www.bits-pilani.ac.in/hyderabad/>