



Birla Institute of Technology & Science, Pilani

Hyderabad Campus

Applications are invited for one position of Junior Research Fellow (JRF) in a R&D project funded by DST SERB-CRG entitled “**Powering the Ultra-Low-Power Wireless System/IoT Node by Scavenging Multi-Band Radio Frequency (RF) Energy**”, where the idea is to **develop an on-chip energy processing unit for powering an ultra-low-power wireless sensor/IoT node by scavenging multi-band RF energy**. This position is under the supervision of Dr. Saroj Mondal (PI).

Deserving JRF may be considered for Ph.D. program at BITS-Pilani if he/she meets the requirements of Ph.D. qualification process as per the institute norms (<http://www.bitsadmission.com/phmain.aspx>).

Eligibility:

- **Essential Qualification:** M.E./M.Tech. in VLSI/Microelectronics/Electronics or equivalent with 70% marks or 7 CGPA.
- Candidates with CSIR-UGC NET (including lectureship), GATE etc. will be given priority.
- Experience in VLSI Circuits and Systems and/or RF Microelectronics will be given priority.

Fellowship: ₹ 31,000 + 24% HRA per month

Job Profile: The JRF will be basically working in power management circuits. He/She will be dealing with impedance matching circuit, UHF Rectifier, DC – DC converters, and start-up circuit. JRF will be work in a wide range from circuit level to architecture level, and finally leading to ASIC chip tape-out in latest nm-CMOS process. JRF will be exposed to VLSI EDA tools from Cadence and Synopsys.

Duration: Initially for 1 year (May be extended for 2 years subject to the performance, project requirement and funding). The selected candidate will need to join the project immediately. Termination of the JRF position will be subjected to on one month notice period from either side.

Place of work: BITS Pilani, Hyderabad Campus

How to apply: Please apply with CV and Cover letter (showing alignment and justification with the roles/responsibilities/requirements) using this form (<https://forms.gle/bhYT7GUbeNHAKqXE6>) by **8th May 2021**

Preliminary shortlisting will be based on resume and telephonic/audio-visual interview within a week of last date of application. For final interview, the candidate will be informed through e-mail for interview at Birla Institute of Technology and Science, Pilani, Hyderabad Campus. No TA/DA will be provided for this purpose.

Important Date:

1. Last date for application: 8th May 2021
2. Intimation to shortlisted candidates to be called for online interview: 15th May 2021
3. Date of online interview: 22nd May 2021

Note: Students should have all documents in original to support their resume and the same will be verified at the time of joining, if the candidate is selected. Project investigator will not be responsible for any miss communication/connectivity issue during online-interview session. Schedule of such session once decided will not be changes. It will be responsibility of the candidate to ensure all that he/she is well connected and present during allotted slot. The online-interview committee will call the student during their allotted slot.

Dr. Saroj Mondal (Principal Investigator)

Department of Electrical and Electrical Engineering

Email address: saroj@hyderabad.bits-pilani.ac.in

Web: <https://www.bits-pilani.ac.in/Hyderabad/sarojmondal/Profile>

