BITS Pilani

  • Page last updated on Thursday, October 01, 2015





1. A. Dubey, A. Mishra, S. Bhutada, "Comparative Study of CH  S tone Benchmarks on Xilinx Vivado High Level Synthesis Tool", International Journal of Engineering Research & Technology (IJERT), Vol. 4, Issue 01, Jan., 2015.


2. A. Mishra, K. P Kedar, H. M Shah, K S Raju " Implementing Quadratic Function with Resource constraints using Microblaze Soft-core in Xilinx EDK” , in IUP Journal of Telecommunication, Feb.  2015.


3. A. Mishra, D. Dave, V. Mittal, K. S. Raju "Iterative Algorithms for Periodic Scheduling of Synchronous Data Flow Graphs” in The IUP Journal of Telecommunication” , Feb. , 2015.


4.  A. Mishra, S. Kumar, J. Vasavada, K. S. Raju, "Optimized Implementation of AES on Leon3” in  Journal of VLSI Design Tools and Technology (JoVDTT).  Vol. 5, Issue 1, pp. 30-33,  Feb., 2015.


5.  A. Mishra, R. Jimit, A. R. Asati, K.S. Raju, " Mapping and Partitioning of Task Graphs Using Kernighan-Lin/Fiduccia-Mattheyses Algorithm” , in International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS), pp. 58-61, Feb., 2015, pp. 58-61, March.


6. A. Mishra1, A. Javed, K. Bhargava, K. Tanmane, H. M. Shah, "Design Flow Cycle and Simulation of Load Mover” in International Journal of VLSI and Embedded Systems , May, 2015.

7.  Ashish Mishra, Vivek Vanga, Vani V, Abhijit Rameshdwar Asati and Kota Solomon RajuResource Estimation of programs for Reconfigurable Computing Systems, International Journal of Applied Engineering Research, pp. 30699-30712,Vol. 10, Number, 12, 2015




1. A. Mishra, S. Singh, Y. Kulkarni, P. Halliya, K.S.Raju, "Lossless Data Compression  using LZ77 and Huffman Algorithm using LEON3", in National Conference on VLSI Design & Embedded Systems (NCVDES),IETE-Pilani-centre, CEERI, Oct. 12-14, 2011.


2. M. Mohanty, D. K. Deb, A. Mishra, K.S.Raju," Framework for design with LEON3 system and testing with SHA-1 algorithm", in International Conference on Communication and Industrial Application (ICCIA), pp.1- 4, Dec. 26-28, 2011.


3. A. Mishra, K. Garg, A.R. Asati, K.S. Raju, " Hardware Software Co-design using profiling and clustering", in International Conference on Communication, Information and Computing Technology (ICCICT), Oct. 19-20, 2012.


4. A. Mishra, N. Jayapalan, H. Rastogi, T. Agrawal," Impact of Segmentation Distribution on Area and Delay in FPGA Routing Architectures", in 3rd International Advance Computing Conference (IACC) ,Feb. 22-23,2013.

5. A. Mishra, A.R. Asati, K.S Raju ,"Scheduling of Dataflow Graphs on Partial Reconfigurable Hardware in Xilinx PR Flow", in International conference on advanced electronic systems,(ICAES), Sep. 21-23, 2013.

 6A. Mishra, D. Vakharia, A. J. Hati , K. S. Raju, "Hardware Software Partitioning of Task Graph Using Genetic Algorithm ”, in IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE), May 9-11, 2014. 




Quick Links

    An institution deemed to be a University estd. vide Sec.3 of the UGC Act,1956 under notification # F.12-23/63.U-2 of Jun 18,1964

    © 2016 Centre for Software Development,SDET Unit, BITS-Pilani, India.

    Designed and developed by fractal | ink design studios